

\Orchestrating a brighter world

**NEC**

## Sol: Transparent Neural Network Acceleration

**Nicolas Weber**

nicolas.weber@neclab.eu  
NEC Laboratories Europe





**Optimizing  
Compilers**  
NGraph, TensorRT, TVM,  
Glow, ...


**Specialized  
Libraries**  
Intel MKL-DNN, cuDNN, ...



# Related Work

	TVM	Intel NGraph	NVIDIA TensorRT	Facebook Glow
<b>Frameworks</b>				
PyTorch	(ONNX)	(ONNX)	(ONNX)	✓
TensorFlow	✓	✓	✓	✗
MxNet	(ONNX)	✓	(ONNX)	✗
CNTK	(ONNX)	(ONNX)	(ONNX)	✗
Caffe2	✓	(ONNX)	✓	✗
ONNX	✓	✓	✓	✓
<b>Devices</b>				
X86	✓	✓	✗	✓
NVIDIA GPU	✓	✗	✓	✓
AMD GPU	✓	✗	✗	✗
NEC SX Aurora	✗	✗	✗	✗
ARM	✓	✗	✗	✗
FPGA	✓	✗	✗	✓
<b>Operation Mode</b>				
Inference	✓	✓	✗	✗
Training	✗	✓	✗	✗
Deployment	✓	✗	✓	✓


# Neural Network Basics



# Neural Network Layer Types


## Element-wise (e.g. activation):

- ReLU, Sigmoid, BatchNorm\*, ...




## I/O Memory Bound (e.g. pooling):


- Avg-, Max-Pooling, Subsampling, ...




## Computational Bound (e.g. conv):




## Parameter Memory Bound (e.g. dense):



## Execution order constrained (e.g. RNN):





# Graph Transformations




ReLU:  
output =  $\max(0, \text{input})$


MaxPooling:  
output =  $-\infty$   
for(window):  
    output =  $\max(\text{output}, \text{input})$



# Traditional Neural Network Processing




# Depth-First Parallelism



# Neural Network Layer Types


## Element-wise (e.g. activation):

- ReLU, Sigmoid, BatchNorm\*, ...




## I/O Memory Bound (e.g. pooling):


- Avg-, Max-Pooling, Subsampling, ...




## Computational Bound (e.g. conv):



## Parameter Memory Bound (e.g. dense):



## Execution order constrained (e.g. RNN):



# Why is this so difficult to optimize?

## What data scientists see:

```
x = Conv(x, kernel=1x1, bias=True)  
x = ReLU(x)  
x = AvgPooling(x, kernel=13x13)
```

## What HPC people see:

```
function(Conv):  
    for(Batch, OutChannel, Y, X):  
        for(InChannel, KernelY, KernelX):  
            output[...] += input[...] * weight[...]  
        output[...] += bias[...]
```

```
function(ReLU):  
    for(Batch, OutChannel, Y, X):  
        output[...] = max(0, input[...])
```

```
function(AvgPooling):  
    for(Batch, OutChannel, Y, X):  
        for(KernelY, KernelX):  
            output[...] += input[...] / (13*13)
```

# Why is this so difficult to optimize?

## What we actually want:

```
function(FusedNetwork):  
    for(Batch, OutChannel):  
        float N[...]  
        for(Y, X):  
            for(InChannel, KernelY, KernelX):  
                N[...] += input[...] * weight[...]  
                N[...] += bias[...]  
                N[...] = max(0, X)  
        for(Y, X):  
            for(KernelY, KernelX):  
                output[...] += N[...] / (13*13)
```

# Code Generation


```
--global__ void F64486B08(...) {  
    const int 00idx = blockIdx.x;  
    const int 00 = 00idx / 256;  
    const int 01 = 00idx % 256;  
    __shared__ float T64[169];  
    for(int 02Idx = threadIdx.x; 02Idx < 169; 02Idx += 128)  
        float T63 = 0.0f;  
        for(int I1 = 0; I1 < 512; I1++)          // #1 Convolution: 1x1 Pooling  
            T63 += T61[00 * 86528 + I1 * 169 + 02Idx] * P63_weight[01 * 512 + I1];  
        T63 = (T63 + P63_bias[01]);           // #1 Convolution: Bias  
        T64[02Idx] = fmaxf(T63, 0.0f);         // #2 ReLU  
    }  
    T66[01] = REDUCE_ADD(T64);             // #3 AvgPooling: 13x13 Pooling  
    T66[01] = (T66[01] / 169.0f);          // #3 AvgPooling: Normalization  
}
```

CUDA blocks

shared memory

CUDA cores

Reduction



**Graph Transformations**

**Depth-First-Parallelism**

I/O bound + element-wise

## Optimizations

**Specialized Libraries**


Computational + Parameter bound  
(e.g. Intel MKL-DNN, cuDNN,...)

# Sol Usage (PyTorch)

```
import torch
from torch.autograd import Variable
from torchvision import models
from sol.pytorch import optimize
```

```
model = models.__dict__["..."]()
input = torch.rand(32, 32, 224, 224)
model = optimize(model, input.size())
output = model(input)
```

# Inference (128x Batched) Sol vs PyTorch v1.0.1



# Related Work

	TVM	Intel NGraph	NVIDIA TensorRT	Facebook Glow	Sol
<b>Frameworks</b>					
PyTorch	(ONNX)	(ONNX)	(ONNX)	✓	✓
TensorFlow	✓	✓	✓	✗	✓
MxNet	(ONNX)	✓	(ONNX)	✗	✓
CNTK	(ONNX)	(ONNX)	(ONNX)	✗	✓
Caffe2	✓	(ONNX)	✓	✗	✗
ONNX	✓	✓	✓	✓	(planned)
<b>Devices</b>					
X86	✓	✓	✗	✓	✓
NVIDIA GPU	✓	✗	✓	✓	✓
AMD GPU	✓	✗	✗	✗	(planned)
NEC SX Aurora	✗	✗	✗	✗	✓
ARM	✓	✗	✗	✗	(planned)
FPGA	✓	✗	✗	✓	✗
<b>Operation Mode</b>					
Inference	✓	✓	✗	✗	✓
Training	✗	✓	✗	✗	✓
Deployment	✓	✗	✓	✓	(planned)

# Sol: Transparent Neural Network Acceleration



**Nicolas Weber**

nicolas.weber@neclab.eu  
NEC Laboratories Europe

NEC Laboratories Europe is the European research center of the NEC Group, a world leader in the computer and communications markets with a large world-wide base of R&D Laboratories. Top researchers from more than 20 countries develop, pilot and bring to reality technologies through open innovation.

NEC Laboratories Europe has an immediate opening for a  
**High Performance Machine Learning Systems**  
**Research Scientist / Senior Researcher**



**[www.neclab.eu/jobs](http://www.neclab.eu/jobs)**